

CLAIMS

What is claimed is:

1. 1. Counter arrangement comprising a plurality of counter registers and at least the same number of checksum registers being controlled by control means, whereby the counter control means change the content of only one of the counter registers for each change in the counting sequence and comprise means to update the checksum registers, whereby the content of each checksum registers is defined by an associated function which allows recovery of the content of each counter register and a function performed on the content of all checksum registers results in a constant value.
1. 2. Counter arrangement according to claim 1, wherein respective sets of two counter registers from the plurality of counter registers are coupled with an associated checksum register through a functional unit.
1. 3. Counter arrangement according to claim 2, wherein the functional unit performs a logical function.
1. 4. Counter arrangement according to claim 2, wherein the functional unit performs an arithmetic function.
1. 5. Counter arrangement according to claim 2, wherein the functional unit is an EXCLUSIVE OR gate.
1. 6. Counter arrangement according to claim 1, wherein the control unit comprises an incrementer/decrementer unit selectively coupled with one of the counter registers.

1 7. Counter arrangement comprising:
2 - a control unit;
3 - first, second, and third registers coupled with said control unit;
4 - fourth, fifth, and sixth registers coupled with said control unit;
5 - first, second, and third functional units each having two inputs and an output;
6 wherein
7 - the inputs of the first functional unit being coupled with the first and second
8 register, respectively and the output with the fourth register;
9 - the inputs of the second functional unit being coupled with the second and third
10 register, respectively and the output with the fifth register;
11 - the inputs of the third functional unit being coupled with the first and third
12 register, respectively and the output with the sixth register; and wherein
13 the control unit performs a counter function on the first, second, and third
14 registers such that the content of only one of the counter registers changes for each
15 change in a counting sequence.

1 8. Counter arrangement according to claim 1, wherein the functional units perform a
2 logical function.

1 9. Counter arrangement according to claim 1, wherein the functional units perform
2 an arithmetic function.

1 10. Counter arrangement according to claim 7, wherein the functional units are
2 EXCLUSIVE OR gates.

1 11. Counter arrangement according to claim 7, further comprising:
2 - an incrementer/decrementer unit having a control input for selecting an
3 increment or a decrement function;
4 - a first select switch for coupling the incrementer/decrementer unit with one of
5 the first, second, or third registers;
6 - an EXCLUSIVE OR gate having two inputs and an output, whereby the first
7 input is coupled with the least significant bit of the first register and the second input is
8 coupled with the least significant bit of the second register;
9 - a second select switch functionally coupled with the first select switch for
10 coupling the output of the EXCLUSIVE OR gate, the least significant bit of the first
11 register or a logical 0 with the control input of the incrementer/decrementer unit.

1 12. Counter arrangement according to claim 7, further comprising:
2 - a seventh, eighth, and ninth register;
3 - a first and second controllable inverter unit for either inverting or non-inverting
4 a signal; and
5 - an EXCLUSIVE OR gate having two inputs and an output; whereby
6 - the first register is coupled with the seventh register;
7 - the second register is coupled through the first inverter unit with the eighth
8 register;
9 - the third register is coupled through the second inverter unit with the ninth
10 register; and whereby
11 - the least significant bit of the first register is coupled with the first input of the
12 EXCLUSIVE OR gate and with the control input of the first inverter unit; and
13 - the least significant bit of the second register is coupled with the second input of
14 the EXCLUSIVE OR gate whose output is coupled with the control input of the second
15 inverter unit.

1 13. Counter arrangement according to claim 12, further comprising:
2 - a third and fourth controllable inverter unit; wherein
3 - the seventh register is coupled with the first register;
4 - the eighth register is coupled through the third inverter unit with the second
5 register;
6 - the ninth register is coupled through the fourth inverter unit with the third
7 register; and whereby
8 - the least significant bit of the seventh register is coupled with the control input
9 of the third inverter unit; and
10 - the least significant bit of the eighth register is coupled with the control input of
11 the fourth inverter unit.

1 14. Counter arrangement according to claim 13, wherein the seventh, eighth and ninth
2 registers are concatenated and further comprising an incrementer/decrementer unit
3 coupled with the concatenated registers.

1 15. Method for operating a counter comprising a plurality of counter registers and at
2 least the same number of checksum registers, comprising the steps of:
3 - changing the value of only one of the counter registers with every change in a
4 counting sequence;
5 - calculating the value of the associated checksum registers as a function of the
6 content of at least two counter registers such that a checksum calculated from all
7 checksum registers results in a constant value.

1 16. Method according to claim 15, wherein a logical function is used.

1 17. Method according to claim 15, wherein an arithmetic function is used.

1 18. Method according to claim 16, wherein an EXCLUSIVE OR function is used.

1 19. Method according to claim 15, wherein the step of changing the value further
2 comprises the steps of:

3 - converting the content of all counter registers into binary code;
4 - incrementing or decrementing said binary code;
5 - converting said changed binary code back.

1 20. Method according to claim 19, wherein the step of converting the content into
2 binary code comprises the steps of:

3 (a) selecting a most significant register;
4 (b) testing whether the content of the selected register is odd and if yes, inverting
5 the content of the following register;
6 (c) ending the conversion if the following register is the least significant register;
7 (d) otherwise selecting the following register and repeating steps (b) through (d).

1 21. Method according to claim 19, wherein the step of converting the content from
2 binary code comprises the steps of:

3 (a) selecting the register preceding the least significant register;
4 (b) testing whether the content of the selected register is odd and if yes, inverting
5 the content of the following register;
6 (c) selecting the preceding register and repeating steps (b) through (c).

1 22. Method according to claim 15, wherein changing the value of one counter
2 registers comprises the step of incrementing the value of the register by "1".

1 23. Method according to claim 15, wherein changing the value of one counter
2 registers comprises the step of decrementing the value of the register by "1".

1 24. Method according to claim 15, wherein changing the value of one counter
2 registers comprises the step of using a gray code for increments or decrements.

1 25. Method according to claim 15, wherein changing the value of the counter
2 registers comprises the step of:

3 (a) incrementing a first register to its maximum value for each value change;
4 (b) incrementing a second register for the next value change; (c) decrementing the
5 first register to its minimum value for each following value change;
6 (d) incrementing the second register for the next value change;
7 (e) repeating steps (a) through (d).

1 26. Method according to claim 15, wherein changing the value of the counter
2 registers comprises the step of:

3 (a) decrementing a first register to its maximum value for each value change;
4 (b) decrementing a second register for the next value change;
5 (c) incrementing the first register to its minimum value for each following value
6 change;
7 (d) decrementing the second register for the next value change;
8 (e) repeating steps (a) through (d).